Skip to content
GitLab
Explore
Sign in
Register
upstream/0.5.0+20151013gitf13e387
f13e3873
·
SystemVerilog also has assume(), added implicit -D FORMAL
·
Oct 13, 2015