Skip to content

GitLab

Explore

Sign in
Register

Primary navigation

Project

L

libverilog-perl
- Activity
- Members
- Labels
- Environments

Snippets Groups Projects

77a19c44

Commit 77a19c44 authored 15 years ago by Wilson Snyder

Downloads
- Patches
- Plain Diff

Support `undefineall

parent d6dc1783

No related branches found

No related tags found

No related merge requests found

Changes 15

Hide whitespace changes

Inline Side-by-side

Showing

Changes 2 additions, 0 deletions

Changes
Getopt.pm 40 additions, 11 deletions

Getopt.pm
Language.pm 1 addition, 0 deletions

Language.pm
Preproc/Preproc.pm 8 additions, 0 deletions

Preproc/Preproc.pm
Preproc/Preproc.xs 5 additions, 0 deletions

Preproc/Preproc.xs
Preproc/VPreproc.cpp 10 additions, 0 deletions

Preproc/VPreproc.cpp
Preproc/VPreproc.h 1 addition, 0 deletions

Preproc/VPreproc.h
Preproc/VPreprocLex.h 1 addition, 0 deletions

Preproc/VPreprocLex.h
Preproc/VPreprocLex.l 5 additions, 4 deletions

Preproc/VPreprocLex.l
t/30_preproc.out 15 additions, 1 deletion

t/30_preproc.out
t/30_preproc.t 1 addition, 0 deletions

t/30_preproc.t
t/30_preproc_nows.out 4 additions, 1 deletion

t/30_preproc_nows.out
t/30_preproc_on.out 15 additions, 1 deletion

t/30_preproc_on.out
t/30_preproc_sub.out 17 additions, 1 deletion

t/30_preproc_sub.out
verilog/inc1.v 8 additions, 0 deletions

verilog/inc1.v

with 133 additions and 19 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment